AMD is offering an introductory tutorial to OpenCL™ that will be held alongside the 2010 Symposium on Application Accelerators in High Performance Computing (SAAHPC’10). The tutorial is a “programmer’s introduction” which covers the ideas behind OpenCL™ and their translation to source code. Read the rest of this entry »

Abstracts due…24 September 2010
Papers due…1 October 2010

Anchorage, home to moose, bears, birds and whales, is strategically located at almost equal flying distance from Europe, Asia and the Eastern USA. Embraced by six mountain ranges, with views of Mount McKinley in Denali National Park, and warmed by a maritime climate, the area offers year-round adventure, recreation, and sporting events. It is a fitting destination for IPDPS to mark a quarter century of tracking developments in computer science.  IPDPS serves as a forum for engineers and scientists from around the world to present their latest research findings in the fields of parallel processing and distributed computing. The five-day program will follow the usual format of contributed papers, invited speakers, and panels mid week, framed by workshops held on the first and last days.  To celebrate the 25th year of IPDPS, plan to come early and stay late and also enjoy a modern city surrounded by spectacular wilderness. For updates on IPDPS 2011, visit the Web at www.ipdps.org.

The GPU Technology Conference (GTC 2010) will be held Sept. 20-23, 2010 in San Jose, Calif. Developers, researchers, scientists and entrepreneurs are invited to submit proposals on GPU-related topics. See www.nvidia.com/gtc.

GPU Developers Summit: Session Topics deadline: June 1, 2010
Emerging Companies Summit: “CEO on Stage” Nominations deadline: August 1, 2010
NVIDIA Research Summit: Posters deadline: August 15, 2010

To submit a proposal, you will be asked to set up a GTC 2010 account so you can track the status of your submission.

Submission guidelines: www.nvidia.com/object/call_for_submissions.html
Join GTC 2010 mailing list: www.nvidia.com/object/email_updates.html

Imaging translates information into and out of the visual system with today’s computation engine of choice: digital electronic systems. While scalar architectures are no longer scaling at historical rates, we see a massive explosion in the total number of connected computation devices and the ways that hardware architectures and software parallel programming environments use these devices to work in concert and in parallel. From the computing cloud to map-reduce programming models and systems to multi-core CPUs to the regular layout of graphics processing units (GPUs) to the increasing capacity of FPGA fabrics, a range of parallel architectures and parallel programming environments are available to designers and researchers to solve computationally complex problems in efficient (and often real-time) imaging applications.

Read the rest of this entry »

Barcelona Computing Week
BSC/UPC, Barcelona, Spain
July 5-9, 2010
http://bcw.ac.upc.edu

The Programming and Tuning Massively Parallel Systems Summer School (PUMPS) is aimed at enriching the skills of researchers, graduate students and teachers with cutting-edge techniques and hands-on experience in developing applications for many-core processors with massively parallel computing resources like GPU accelerators.

Instructors:

• Wen-mei Hwu, University of Illinois at Urbana-Champaign
• David Kirk, NVIDIA Fellow, former Chief Scientist, NVIDIA Corporation

Co-Directors:

• Mateo Valero (BSC/UPC)
• Wen-mei Hwu (UIUC)

Read the rest of this entry »

This workshop focuses on computational issues in the evaluation of financial instruments using advanced architectures. The workshop is intended to bring together academics from finance,
statistics, numerical analysis and computer science, as well as decision makers and strategists from the financial industries and regulators from supervisory authorities in order to discuss recent challenges and results in using high-performance technologies for the evaluation of financial instruments. Accepted papers presented at the Workshop will be published in a special Euro-Par 2010 Workshop Volume in the Lecture Notes in Computer Science (LNCS) series after the Euro-Par 2010 conference.

This workshop will be held in conjunction with Euro-Par 2010, Ischia, Naples, Italy, on August 30, 2010. More information and the full call for papers are available on the workshop homepage.

The International Workshop on Parallel and Symbolic Computation (PASCO) is organizing a Computer Algebra Parallel Programming Contest, were participants are invited to solve problems using large clusters of multicore CPUs and GPUs. More information about the programming contest and about the extended deadline for the workshop can be found on the PASCO 2010 website.

This year’s GPU Technology Conference (GTC 2010) will take place on Monday, Sept. 20 to Thursday, Sept. 23 at the San Jose Convention Center in San Jose, California.

Building on last year’s inaugural conference, GTC 2010 will feature an even broader and deeper selection of technical sessions, interactive tutorials, technology previews, and industry and academic presentations.

Three concurrent GPU-focused summits will occur under one roof:

• Emerging Companies Summit: A showcase for innovative startups to demonstrate products and network with VC’s and other investors.
• GPU Developers Summit: Sessions, tutorials, and presentations for developers, engineers, and scientists.
• NVIDIA Research Summit: A unique opportunity for students, professors, and researchers to present their findings and collaborate.

For more information:

• Join the GTC 2010 mailing list for updates.
• See GTC Call for Submissions to learn about submitting content.
• To inquire about being a sponsor or exhibitor, visit GTC Sponsors/Exhibitors.

The goal of the session, held in conjunction with Euro-Par 2010 on August 30th, 2010 in Ischia – Naples, Italy, is to present latest research in how hardware and software (yet) unconventional for HPC is/can be used to reach given goals such as best performance/watt, with according programming models, compiler techniques and tools. Thus, suggested topics for papers include, but are not limited to the following:

• Innovative use of hardware and software unconventional for HPC
• HPC applications or visualizations in connection with HPC on GPUs (GPGPU), IBM Cell, Low Power Processors, FPGAs, Visualization cards etc.
• Cluster/Grid solutions using unconventional hardware, e.g. clusters of PS3s, GPUs, Low Power Processors, FPGAs etc.
• Performance and scalability studies in HPC using unconventional hardware
• Reconfigurable Computing for HPC
• Performance modeling, analysis and tools for HPC with unconventional hardware
• New or adapted/extended (parallel) programming models for HPC with unconventional hardware

The submission deadline is June 14th, and the full call for papers along with further information and submission instructions can be found at http://uchpc10.cs.tum.edu.

The 3rd International Conference on Metaheuristics and Nature Inspired Computing, META’10, features a special session on Metaheuristics on graphics hardware, organized by Geir Hasle and Trond Runar Hagen. It focuses on the utilization of modern commodity computer architectures, in particular Graphics Processing Units (GPUs), to enhance the performance of metaheuristics. A broad spectrum of papers is invited, ranging from case studies focused on specific problems and applications to theoretical aspects and frameworks.

The conference will take place October 28-30, 2010, on Djerba Island, Tunisia. More information is available at the conference web page.